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In this work, we present the results of an investigation into charge trapping in metal/high-k/In0.53
Ga0.47As metal-oxide-semiconductor capacitors (MOS capacitors), which is analysed using the
hysteresis exhibited in the capacitance-voltage (C-V) response. The availability of both n and p
doped In0.53Ga0.47As epitaxial layers allows the investigation of both hole and electron trapping in
the bulk of HfO2 and Al2O3 films formed using atomic layer deposition (ALD). The HfO2/In0.53
Ga0.47As and Al2O3/In0.53Ga0.47As MOS capacitors exhibit an almost reversible trapping behaviour,
where the density of trapped charge is of a similar level to high-k/In0.53Ga0.47As interface state
density, for both electrons and holes in the HfO2 and Al2O3 films. The experimental results
demonstrate that the magnitude of the C-V hysteresis increases significantly for samples which have
a native oxide layer present between the In0.53Ga0.47As surface and the high-k oxide, suggesting that
the charge trapping responsible for the C-V hysteresis is taking place primarily in the interfacial
oxide transition layer between the In0.53Ga0.47As and the ALD deposited oxide. Analysis of samples
with a range of oxide thickness values also demonstrates that the magnitude of the C-V hysteresis
window increases linearly with the increasing oxide thickness, and the corresponding trapped charge
density is not a function of the oxide thickness, providing further evidence that the charge trapping
is predominantly localised as a line charge and taking place primarily in the interfacial oxide transition
layer located between the In0.53Ga0.47As and the high-k oxide.VC 2013 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4824066]
I. INTRODUCTION
As the minimum feature size of silicon based Metal
Oxide Semiconductor Field Effect Transistors (MOSFETs)
reaches the limits of dimensional scaling, there is a concerted
research effort directed towards the use of alternative high
mobility channel materials (e.g., Ge and III-V materials) and
high dielectric constant (high-k) gate oxides in future
MOSFETs.1–6 The motivation for using high mobility chan-
nel materials and high-k gate oxides is for lower leakage,
lower power consumption, and higher speed of operation for
minimum channel lengths below 22 nm. However, there are
a range of challenges associated with the integration of high
mobility compound semiconductor channels into a MOSFET
process, which include the integration of the high mobility
materials onto a large area silicon platform, forming high-k
gate oxide layers on the III-V substrate, and finding a suita-
ble p channel device when using III-V materials for both the
p and n channel MOSFET. Due to the combination of a high
electron mobility (14 000 cm2/V s at low doping levels),
suitable energy gap (0.75 eV) and the fact that it can be
grown lattice matched in InP, there has been a considerable
focus of research attention on InGaAs with a 53% In concen-
tration (i.e., In0.53Ga0.47As). The electrically active interface
defects between the high-k gate oxide and the In0.53Ga0.47As
surface,7–16 and fixed charges within the high-k oxide,15–17
have been studied in some detail in the literature. Charge
trapping states can also be located in the transition region
between the high-k oxide and In0.53Ga0.47As surface and are
often referred to a “slow states” or “border traps”. These
trapping sites have been examined based on the dispersion
they cause in the capacitance with ac signal frequency for
In0.53Ga0.47 As MOS structures biased in accumulation.
18–21
However, this dispersion can also include fast interface states
aligned with energy levels in the In0.53Ga0.47As conduction
band.9,10,22 In addition to causing frequency dispersion in the
measured capacitance, charge trapping sites located in the
oxide can be manifest as hysteresis in the C-V response. The
issue of C-V hysteresis in the In0.53Ga0.47As MOS system
has received only a limited amount of research attention to
date.23,24 The issue of C-V hysteresis is important from a
technological perspective as it represents a physical process
that results in device instability, and in addition, the level of
charge trapping can be comparable to, or greater than, the
effect of interface states for the In0.53Ga0.47As MOS sys-
tem.23 From a scientific perspective, the study of C-V hyster-
esis is of interest as it presents a method to analyse and
quantify the density of charge trapping states in high-k
oxides on III-V surfaces.
The principal aim of this work is to investigate C-V hys-
teresis in the high-k/In0.53Ga0.47As MOS system for different
metal gate electrodes and varying experimental bias condi-
tions in order to quantify the level of electron and hole trap-
ping, and to gain a more complete understanding of the
primary location of the charge trapping sites. The experi-
mental results also provide insight into the approach that is
required to reduce the density of charge trapping sites
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responsible for the C-V hysteresis in the In0.53Ga0.47As MOS
system.
II. EXPERIMENTAL DETAILS
The samples used in this work were heavily n-doped (S
at 2  1018 cm3) and heavily p-doped (Zn at 2  1018
cm3) InP(100) substrates with 2 lm n-type (S at 4  1017
cm3) and p-type (Zn at 4  1017 cm3) In0.53Ga0.47As
epitaxial layers, respectively, grown by metal organic vapour
phase epitaxy (MOVPE). The In0.53Ga0.47As surfaces were
initially degreased by sequentially rinsing for 1 min each in
acetone, methanol, and isopropanol. Before the high-k oxide
deposition, the samples were immersed in (NH4)2S solutions
(10% in deionized H2O) for 20min at room temperature
(295K). The 10% (NH4)2S passivation approach for 20
min and room temperature was found to be the optimum to
suppress the formation of In0.53Ga0.47As native oxides and to
reduce the high-k/In0.53Ga0.47As interface state density as
reported in Ref. 25. Samples were then introduced to the
atomic layer deposition (ALD) chamber load lock (base
pressure of less than 2  105mbar) after the removal from
the 10% (NH4)2S surface passivation solution. The transfer
time from the aqueous (NH4)2S solution to the ALD chamber
was kept to a minimum in order to minimise the formation
of In0.53Ga0.47As native oxides due to air exposure.
Either HfO2 or Al2O3 were deposited on the In0.53Ga0.47
As by ALD. The HfO2 dielectric has a nominal thickness of
5 nm by ALD using Hf[N(CH3)C2H5]4 (TEMAH) and H2O
as precursors at 250 C. The Al2O3 dielectric has a nominal
thickness of 8 nm and was deposited by ALD at 300 C using
trimethylaluminum (TMA) Al(CH3)3 and H2O. For the
Al2O3 thickness series results presented in this work, the
Al2O3 dielectric with nominal thicknesses of 5, 10, 15,
20 nm were deposited by ALD at 250 C using the same alu-
minium precursor and H2O. In this work, we examined sam-
ples with several metal gates representing low and high work
functions, which included Al, Pt, Pd, and Ni/Au. Gate con-
tacts were formed by electron beam evaporation and a
lift-off process. Pt (115 nm) and Al (115 nm) were used as
the two metal gates for HfO2 (5 nm) samples, Al (160 nm)
and Ni(70 nm)/Au(90 nm) were the two gates for Al2O3
(8 nm) samples, and Pd (160 nm) was the metal gate for the
Al2O3 thickness series(5–20 nm). The full sample details are
provided in Table I.
The C-V hysteresis measurements were recorded using
a Cascade Microtech probe station (model Submmit
12971B) and an Agilent CV-enabled B1500A semiconductor
device analyser. All the C-V hysteresis measurements were
carried out at a high frequency of 1MHz and at room temper-
ature (295K) in order to minimise the contribution of high-
k/In0.53Ga0.47As interface states to the overall capacitance.
Under these conditions, the primary effect of the interface
states is to stretch out the measured high frequency C-V
along the gate voltage axis.26,27 All the reported C-V hyster-
esis responses were measured starting from inversion and
sweeping towards the accumulation region, and subsequently
sweeping back towards inversion. There was no hold time in
accumulation. The terms “inversion” and “accumulation”
used here are for simplicity of expression to represent the
nominal regions of the C-V characteristic. To confirm sur-
face inversion would require more analysis, but this is
beyond the scope and intention of this work. The MOS
capacitors under investigation were all driven beyond the
flatband condition and towards accumulation region which
allows charge to be accumulated at the In0.53Ga0.47As sur-
face. The C-V hysteresis (i.e., the gate voltage difference
between the double-directional sweeps) is estimated at either
the flat-band capacitance (Cfb) or half the maximum capaci-
tance in accumulation (Cmax/2). The level of charge trapping
is quantified using the following equation:
Qtrapped ¼ Cox  DV
q
ðcm2Þ; (1)
where Qtrapped is the population of trapped charge in cm
2,
DV is the C-V hysteresis in V, Cox is the oxide capacitance
in F/cm2 (proportional to the oxide k-value and inversely
proportional to the oxide thickness), and q is the elementary
charge in C. The value of Qtrapped in Eq. (1) represents the
equivalent charge density at the oxide/In0.53Ga0.47As inter-
face. Multiple sites with different capacitor areas were exam-
ined to ensure the C-V hysteresis results are representative of
the sample behaviour. The effect of different oxide electric
fields due to small variations in oxide thickness has been
neglected. The Cox values are based on oxide thickness values
obtained from high-resolution cross-sectional transmission elec-
tron microscopy (HR-TEM), taking into account any interfacial
oxide layers formed in the MOS structure. The following dielec-
tric constant values were adopted, HfO2 (21),
28 Al2O3 (8.6),
23
and the native oxide of In0.53Ga0.47As (9).
29,30
III. RESULTS AND DISCUSSIONS
Twenty C-V hysteresis sweeps for n-type and p-type
Pt/HfO2(5 nm)/In0.53Ga0.47As MOS capacitors are shown in
Figures 1(a) and 1(b), respectively. The flat-band voltage
(Vfb) difference estimated from the first C-V hysteresis
TABLE I. Sample details.
Sample Gate (thickness) Oxide (thickness) ALD precursors ALD temperatures
HfO2/(n and p)In0.53Ga0.47As sample series
Pt (115 nm) HfO2 (5 nm) TEMAH and H2O
250 C
Al (115 nm) HfO2 (5 nm) 250
C
Al2O3/(n and p)In0.53Ga0.47As sample series
Ni/Au(70 nm/90nm) Al2O3(8 nm) TMA and H2O
300 C
Al (160 nm) Al2O3(8 nm) 300
C
Al2O3/(n and p)In0.53Ga0.47As oxide thickness series Pd (160 nm) Al2O3 (5, 10, 15, 20 nm) TMA and H2O 250
C
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sweep, which is shown in black stars in Figure 1, corresponds
to an electron trapping level of 4.7  1012 cm2 for the
n-type sample, and a hole trapping level of 1.6  1013 cm2
for the p-type sample, assuming all the charge trapping is
taking place at the HfO2/In0.53Ga0.47As interface. The validity
of this assumption will be explored later in the paper.
The density calculations are based on an oxide capacitance
value Cox¼ 2.5 106 F/cm2 taking into consideration the
HfO2/In0.53Ga0.47As interface oxide thickness observed in the
TEM micrographs which will be presented and discussed
later. Both the electron and hole trapping levels are compara-
ble to the estimated interface state density (Dit) using the
approach described in Ref. 15, highlighting the importance of
electron and hole trapping in the high-k/In0.53Ga0.47As MOS
system. Considering first the n-type In0.53Ga0.47As sample in
Figure 1(a), the repeated C-V hysteresis sweeps are almost
overlapping the 1st C-V hysteresis in the upward sweep direc-
tion, where the MOS capacitor is measured from inversion to
accumulation, indicating that the majority of charge trapping
is a reversible process (or a temporary trapping behaviour). In
the p-type In0.53Ga0.47As sample (Figure 1(b)), there is a sig-
nificant shift in Vfb between the 1st and 2nd C-V hysteresis
sweeps, but subsequent sweeps show the same behaviour as
the n-type sample, where the majority of the charge trapping
is a reversible process. There is only a small non-reversible
component referred to here as permanent charge trapping,
which is manifested as a progressive shift in Vfb in the inver-
sion to accumulation sweeps of the C-V responses, which is a
positive Vfb shift for the n-type sample and a negative Vfb
shift for the p-type sample. From Figure 1, it is clear that the
progressive Vfb shift is more significant in the p-type sample,
implying a larger portion of permanently trapped charges in
the p-type sample compared to that in the n-type sample.
Figure 2 illustrates the effect of the maximum bias in
accumulation on the level of C-V hysteresis. For these meas-
urements, the same starting DC bias point in inversion is
used, with an increasing maximum DC bias point in accumu-
lation (Vmax) for the Pt/HfO2(5 nm)/n-In0.53Ga0.47As (Figure
2(a)) and Pt/HfO2(5 nm)/p-In0.53Ga0.47As (Figure 2(b)) MOS
capacitors. As shown in the insets of the figures, the C-V
hysteresis window increases linearly with Vmax. The C-V
hysteresis is also found to increase with Vmax for the
Al2O3(8 nm)/In0.53Ga0.47As MOS structures, but the level of
increase is less than observed for the HfO2 structures (results
not shown). It has recently been demonstrated that SiO2
doped HfO2 (Ref. 31) and ZrHfO2 thin films on silicon
32 ex-
hibit a ferroelectric behaviour. The C-V results in Figures
2(a) and 2(b) obtained for the undoped HfO2 are not consist-
ent with a ferroelectric response, suggesting electron and
hole trapping as the source of the C-V hysteresis. The origin
of the linear increase of the C-V hysteresis window with the
Vmax is the subject of further studies.
FIG. 1. Twenty C-V hysteresis responses at 1MHz and 295K for (a)
Pt/HfO2(5 nm)/n-In0.53Ga0.47As/n-InP and (b) Pt/HfO2(5 nm)/p-In0.53Ga0.47
As/p-InP MOS capacitors. A progressive gate voltage shift occurring with
subsequent C-V sweeps is evident in the upward sweep direction in (b).
Note: the curve with black star symbols is the 1st C-V hysteresis sweep.
FIG. 2. C-V hysteresis at 1MHz and 295K for (a) Pt/HfO2(5 nm)/n-In0.53
Ga0.47As and (b) Pt/HfO2(5 nm)/p-In0.53Ga0.47As MOS capacitors using the
same start DC bias in inversion and increasing DC bias (Vmax) in accumula-
tion. Inset is the C-V hysteresis as a function of Vmax.
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From Figure 2, which has a range of maximum bias val-
ues in accumulation, it is possible to compare the level of
charge trapping in the n- and p-type In0.53Ga0.47As samples
at the same maximum electric field across the oxide (i.e., the
same jVmax-Vfbj). It is important to have the same jVmax-Vfbj
for the two samples so that same amount of majority carriers
are accumulated at the In0.53Ga0.47As surface which makes
the comparison valid. For example, if jVmax-Vfbj is taken
as 1.4V, the trapped charge density is 7.3  1012 cm2 for
the n-In0.53Ga0.47As sample and 1.3 1013 cm2 for the
p-In0.53Ga0.47As MOS sample. This indicates that there is a
significantly lower level of charge trapping in the case of the
n-type In0.53Ga0.47As MOS capacitor than in the case of
p-In0.53Ga0.47As. There are a range of possible factors which
can contribute to the higher level of temporary charge trap-
ping (i.e., C-V hysteresis) and permanent charge trapping in
the p-In0.53Ga0.47As MOS structures, which are illustrated
schematically by the energy band diagrams shown in Figures
3(a) and 3(b) for the n-type and p-type samples, respectively.
The possible reasons for a higher level of charge trapping in
the p-type sample compared to the n-type sample are: (i) a
higher density of border traps with energy levels aligned
with the In0.53Ga0.47As valance band edge than that aligned
with the conduction band edge, (ii) the barrier height DEv for
the trapped holes to be removed from the border traps is
larger than the barrier height DEc for the trapped electrons.
33
The study of the C-V hysteresis also included an exami-
nation of the impact of the metal gate based on low (i.e., alu-
minium) and high (i.e., platinum) work function metals, as
detailed in Table I. Figure 4 shows the C-V hysteresis for the
Pt/HfO2(5 nm)/n-In0.53Ga0.47As and Al/HfO2(5 nm)/n-In0.53
Ga0.47As MOS capacitors. The Al gate sample is driven into
strong accumulation as the measured capacitance is plateau-
ing at 1.5 V, and the value of jVmax-Vfbj is higher for the Al
gate samples than the Pt gate sample. Under this condition,
the C-V responses exhibit three features of importance. First,
the maximum capacitance in accumulation for the Al gate
sample is almost half of that obtained for the Pt gate sample.
Second, the level of charge trapping determined from the
C-V hysteresis at the flat-band capacitance for the Al gate
sample, of 6.8  1011 cm2, is significantly lower when
compared to 4.7  1012 cm2 for the Pt gate sample. In
addition, the reduced charge trapping for the Al gate sample
occurs even with a higher value of jVmax-Vfbj. Finally, the
samples exhibit a low level of frequency dispersion
(<3.5%/decade) in the region corresponding to nominal
accumulation (Vg> 1.0V) (not shown). In addition, the ca-
pacitance in this bias region does not significantly change
when reducing the temperature to 50 C (not shown).
These results suggest the samples exhibit genuine surface
accumulation.11
Further insight into the differences between the Al and
Pt gate HfO2(5 nm)/n-In0.53Ga0.47As MOS C-V responses
can be obtained from the microstructure of the samples as
indicated by TEM images for both samples, as shown in
Figures 5(a)–5(d). The Pt gate sample exhibits an interface
oxide of 1 nm between HfO2 and the In0.53Ga0.47As.
Previous analysis has indicated that this layer is the native
oxide of In0.53Ga0.47As and predominantly comprised of
a Ga oxide.12 In Figure 4, the maximum capacitance of
the Pt gate sample at þ1.5V is 0.0146 F/m2. The oxide
capacitance associated with 5 nm of HfO2 (k¼ 21) is Cox
¼ 0.037 F/m2. Even if the Pt gate HfO2/n-In0.53Ga0.47As
MOS sample is driven further into accumulation, it is clear
that the experimental capacitance will not acquire the Cox
value associated with a 5 nm HfO2 layer alone. This observa-
tion also points to a formation of interface oxide with a
much lower k-value that is responsible for the reduction in
Cox. As observed from Figures 5(a) and 5(b), this interface
oxide layer is present both in the areas under the Pt gate and
in the areas outside the Pt gate. The same interfacial oxide is
present for the Al gate sample in the area outside the Al gate
(see Figure 5(d)). However, the TEM for the Al gate sample
taken in the region where the Al gate is present shows that
the electron-beam evaporated Al gate results in marked
changes in the micro-structure of the HfO2/In0.53Ga0.47As
gate stack. First, a layer of Al2O3 of 5 nm in thickness is
formed between the Al gate and HfO2, adding an extra ca-
pacitance in series with the total capacitance of the MOS ca-
pacitor and thus reducing the maximum capacitance for the
FIG. 3. Band diagrams for (a) HfO2/n-In0.53Ga0.47As and (b) HfO2/p-In0.53
Ga0.47As structures.
33 The energy levels shown in red are the border trap
energy levels which are aligned with the conduction band edge (Ec) for the
n-type sample and aligned with the valance band edge (Ev) for the p-type
sample.
FIG. 4. C-V hysteresis at 1MHz and 295K for Pt/HfO2(5 nm)/n-In0.53
Ga0.47As and Al/HfO2(5 nm)/n-In0.53Ga0.47As MOS capacitors. There is a
significant reduction in the maximum capacitance for the Al gate sample in
accumulation and a considerable reduction in Qtrapped (C-V hysteresis) in
comparison to the Pt gate sample.
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Al gate sample, as observed in Figure 4. It is noted that a
similar Al/HfO2 interface layer was also observed in
Al/HfO2/Ge MOS structures, as reported in Ref. 34. Second,
the presence of the Al gate “scavenges” the In0.53Ga0.47As
interfacial oxide layer and the HfO2/In0.53Ga0.47As interface
oxide is almost gone in the region under the Al gate. This
scavenging effect is similar to the effect reported for HfO2
on silicon MOS structures with a Ti gate,35 but it is noted
that for the samples presented in this work (Figure 5(c)) the
scavenging on the interface oxide layer has occurred during
a room temperature Al deposition without any subsequent
thermal annealing. The removal of the native oxide interface
layer also has a marked effect on the level of charge trap-
ping, which is estimated from C-V hysteresis at the flat-band
capacitance, and is approximately an order of magnitude
lower for the Al gate sample than the Pt gate sample even
though the Al gate sample is driven further into accumula-
tion. This observation provides strong evidence that the
charge trapping responsible for the observed C-V hysteresis
is taking place predominantly at the interfacial transition
layer between the high-k oxide and In0.53Ga0.47As, which
can contain native oxides of Ga, In, and As substrate
elements.12
Figure 6 illustrates the C-V hysteresis for Al2O3
(8 nm)/n-In0.53Ga0.47As MOS capacitors using either Ni/Au or
Al as metal gates. Due to the reported “self-cleaning” effect of
the ALD process to form the Al2O3, removal of the interfacial
oxide between the Al2O3 and In0.53Ga0.47As is possible, with
improved electrical performance as a result.30,36–39 The charge
trapping level estimated for Al2O3 (8 nm)/n-In0.53Ga0.47As
MOS capacitors with no Al2O3/In0.53Ga0.47As interface layer,
using either high (Ni/Au) or low (Al) work function gates is of
a level which is around one order of magnitude lower than the
typical interface state density in high-k/In0.53Ga0.47As MOS
system. Table II summaries the charge trapping levels calcu-
lated from the C-V hysteresis at flat-band capacitance in
Figures 4 and 6 for the case of samples with and without a
native oxide interface transition layer between the high-k
oxide and the In0.53Ga0.47As. This provides further evidence
that the charge trapping phenomenon originates from the
high-k/In0.53Ga0.47As interfacial transition layer, indicating
that engineering of the interface transition region is the key to
reducing C-V hysteresis in metal/high-k/In0.53Ga0.47As MOS
systems. In addition, the maximum capacitance for Al/Al2
O3/In0.53Ga0.47As MOS capacitors is slightly lower than the
Au/Ni/Al2O3/In0.53Ga0.47As MOS capacitors. This is possibly
due to the formation of a thin, self-limiting interface layer of
Al2O3 formed between the Al gate and Al2O3, which is similar
to what is observed in Al/HfO2/n-In0.53Ga0.47As MOS struc-
ture with a formation of Al2O3 between Al and HfO2. The
Al/Al2O3 interface layer increases the nominal high-k oxide
thickness and thus reduces the oxide capacitance, further
reducing the total measured capacitance in accumulation
(Cmax). As in the case of the C-V in Figure 4, the dependence
of the capacitance on temperature and ac signal frequency at
FIG. 5. TEM micrographs for Pt/HfO2
(5 nm)/n-In0.53Ga0.47As MOS capacitor
in the area (a) under the Pt gate and (b)
outside the Pt gate, and for Al/HfO2
(5 nm)/n-In0.53Ga0.47As MOS capacitor
in the area (c) under the Al gate and (d)
outside the Al gate. Note in (c) the thick
interface layer (IL) formed between Al
and HfO2 and the removal of the
HfO2/In0.53Ga0.47As interface oxide.
FIG. 6. C-V hysteresis at 1MHz and 295K for Au/Ni/Al2O3(8 nm)/n-In0.53
Ga0.47As and Al/Al2O3(8 nm)/n-In0.53Ga0.47As MOS capacitors measured
under the same electric field across the Al2O3. The charge trapping level of
these two samples is relatively low, and comparable to the Al/HfO2/n-In0.53
Ga0.47As sample where the interlayer oxide is scavenged by the Al gate. The
difference between the two Cmax values indicates an Al2O3 oxide thickness
difference of no more than 1.7 nm, probably a result of a reactive
Al/Al2O3 interface compared to a non-reactive Ni/Al2O3 interface.
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Vg> 0V (not shown) indicates that genuine surface accumula-
tion has been achieved.
To further examine the physical location and distribu-
tion of the trapped charge, C-V hysteresis was measured as a
function of oxide thickness series for (a) n-type and (b) p-
type Pd/Al2O3(5–20 nm)/In0.53Ga0.47As MOS capacitors.
23
The use of a thickness series is useful in this respect, as for a
trapped charge located in a plane within the oxide or at the
oxide/semiconductor interface, the C-V hysteresis DV
increases linearly with increasing oxide thickness. This lin-
ear relation can be expressed by the following equation:
DV ¼ qQtrapped  tox
e0k
; (2)
where tox is the oxide thickness, e0 is the vacuum permittiv-
ity, and j is the relative permittivity of the oxide. If the
charge is distributed throughout the oxide, then DV is pro-
portional to the square of the oxide thickness.40
The C-V hysteresis DV versus oxide thickness character-
istics are shown in Figure 7 for (a) n-type, and (b) p-type,
where DV is the estimated at Cmax/2, and both plots clearly
demonstrate a linear dependence of DV on the oxide thick-
ness, supporting the earlier independent indications that the
vast majority of the charge trapping occurs in a plane near the
oxide/semiconductor interface and is not distributed through
the oxide. The gradient of the plot of DV versus the oxide
thickness is proportional to the trapped charge and yields
values of 2.6  1012 cm2 for the n-In0.53Ga0.47As and 3.6
 1012 cm2 for the p-In0.53Ga0.47As MOS structures.
IV. CONCLUSIONS
In this work, charge trapping behaviour in metal/high-
k/In0.53Ga0.47As/InP MOS structures with either HfO2 (5 nm)
or Al2O3 (5 nm to 20 nm) ALD deposited high-k oxides was
studied using C-V hysteresis measurements in combination
with TEM microscopy analysis. The samples studied
employed both high work function metal gates (Pt, Pd,
Ni/Au) and a low work function metal gate (Al). The
high-k/In0.53Ga0.47As MOS system exhibits both electron
and hole trapping, which is predominantly a reversible pro-
cess. The temporary charge trapping levels, that can be as
high as 1013 cm2, were recorded from the C-V hysteresis
which is of the same magnitude as, or even greater than, the
high-k/In0.53Ga0.47As interface state density, indicating the
importance of C-V hysteresis in the high-k/In0.53Ga0.47As
MOS system. C-V hysteresis is found to increase linearly
with the increasing bias in accumulation, and the p-type
In0.53Ga0.47As MOS samples exhibit a larger C-V hysteresis
and permanent charge trapping than their n-type In0.53Ga0.47
As counterparts.
Based on TEM analysis, it is observed that the use of an
Al gate in HfO2/In0.53Ga0.47As samples results in the forma-
tion of an Al2O3 layer at the top Al/high-k oxide interface
which reduces the maximum capacitance in accumulation. In
addition, the top Al metal layer reduces the thickness of the
native oxide transition layer present between the HfO2 and
the In0.53Ga0.47As surface. The removal of the native oxide
transition layer for the Al gate samples results in a marked
reduction in the level of charge trapping and C-V hysteresis
when compared to a Pt gate HfO2/In0.53Ga0.47As sample
with 1 nm of HfO2/In0.53Ga0.47As interface oxide, indicat-
ing that the charge trapping takes place mainly at the interfa-
cial transition layer between the high-k oxide and In0.53
Ga0.47As. In addition, Al/Al2O3/In0.53Ga0.47As and Au/Ni/
Al2O3/In0.53Ga0.47As MOS capacitors, which have no detect-
able interface oxide due to the reported “self-cleaning” effect
of Al2O3 by ALD, have a relatively low level of charge
FIG. 7. C-V hysteresis at 1MHz and 295K as a function of oxide thickness
(5, 10, 15, 20 nm) for (a) Pd/Al2O3/n-In0.53Ga0.47As and (b) Pd/Al2O3/p-In0.53
Ga0.47As MOS capacitors. The maximum electric field across the oxide, as
determined by the maximum voltage in accumulation, is kept at the same
value for all thicknesses for both n-type and p-type sample.
TABLE II. Summary of charge trapping for the C-V hysteresis shown in Figures 4 and 6.
Sample Qtrapped
High-k/In0.53Ga0.47As
interfacial oxide layer Comments
Pt/HfO2/n-In0.53Ga0.47As 4.7  1012 cm2 Yes 1 nm of HfO2/In0.53Ga0.47As IL
Al/HfO2/n-In0.53Ga0.47As 6.8  1011 cm2 No Al scavenges the oxygen from the In0.53Ga0.47As surface
Al/Al2O3/n-In0.53Ga0.47As 8.9  1011 cm2 No “Self-cleaning process” of ALD of Al2O3 removes the In0.53Ga0.47As IL
Au/Ni/Al2O3/n-In0.53Ga0.47As 5.9  1011 cm2 No “Self-cleaning process” of ALD of Al2O3 removes the In0.53Ga0.47As IL
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trapping. The C-V hysteresis voltage window (DV) increases
linearly with the increasing high-k oxide thickness, with the
corresponding trapped charge being independent of the oxide
thickness, providing further evidence that the trapped charge
is predominantly localised as a line charge (in units in cm2)
at or near the high-k/In0.53Ga0.47As interface. The results pre-
sented in this work identify the understanding and engineer-
ing of a native oxide interfacial transition layer between the
high-k oxide and the In0.53Ga0.47As surface, as central to
reducing C-V hysteresis in the high-k/In0.53Ga0.47As MOS
systems.
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